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Abstract—We present a hardware-based implementation of
Linear Program (LP) decoding for binary linear codes. LP
decoding frames error-correction as an optimization problem.
In contrast, variants of Belief Propagation (BP) decoding frame
error-correction as a problem of graphical inference. LP decod-
ing has several advantages over BP-based methods, including
convergence guarantees and better error-rate performance in
high-reliability channels. The latter makes LP decoding attractive
for optical transport and storage applications. However, LP
decoding, when implemented with general solvers, does not
scale to large blocklengths and is not suitable for a parallelized
implementation in hardware. It has been recently shown that
the Alternating Direction Method of Multipliers (ADMM) can
be applied to decompose the LP decoding problem. The result
is a message-passing algorithm with a structure very similar
to BP. We present new intuition for this decoding algorithm
as well as for its major computational primitive: projection
onto the parity polytope. Furthermore, we present results for
a fixed-point Verilog implementation of ADMM-LP decoding.
This implementation targets a Field-Programmable Gate Array
(FPGA) platform to evaluate error-rate performance and esti-
mate resource usage. We show that Frame Error Rate (FER) per-
formance well within 0.5dB of double-precision implementations
is possible with 10-bit messages. Finally, we outline a number of
research opportunities that should be explored en-route to the
realization of an Application Specific Integrated Circuit (ASIC)
implementation capable of gigabit per second throughput.
I. INTRODUCTION
THE field of error-correction coding was revolutionized inthe mid-1990s by the widespread adoption (and academic
study) of graph-based codes and associated Belief Propagation
(BP) message-passing decoding algorithms [1]–[3]. A key
aspect of the success of these codes was their compatibility
with hardware. BP-based decoders are naturally distributed
algorithms and variants such as Min-Sum are (relatively) easily
mapped to hardware. Graph-based codes, particularly Turbo
codes and Low-Density Parity-Check (LDPC) codes, have
been adopted in many real world systems. However, there are
issues present with BP-based decoding algorithms. The first
is their reliance on the tree assumption for the code-defining
graph. In practice tree codes are not used due to their poor
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distance properties. This results in the use of LDPC codes
without performance or convergence guarantees due to graph
cycles. Additionally, it is observed in practice that BP-based
decoding algorithms often suffer from performance deficien-
cies, termed “error floors”, in high-reliability channels [4].
In the early 2000s, Feldman and his collaborators realized
that the Maximum Likelihood (ML) decoding problem for
binary linear codes can be rephrased as an integer program [5].
One obtains a Linear Program (LP) by relaxing the integer
constraints. Feldman’s work applies to any binary linear code,
but he concentrated on LDPC codes due to their prevalence
and smaller constraint sets. These results generated much
interest among coding theorists. LPs are an extremely well-
studied and understood class of optimization problems, espe-
cially when contrasted with BP. For instance, LP decoding
has an ML certificate property [5], such that if LP decoding
fails, it fails in a detectable way (to a non-integer vertex). The
relaxation can then be tightened and the LP re-run [6]. If a
high-quality expander or high-girth code is used, LP decoding
is guaranteed to correct a constant number of bit flips [7], [8].
Broadly, it was hoped that by studying LP decoding, more
would be understood about BP decoding.
On the practical side, there was less excitement. There
initially seemed to be no real-world need for such a decoder.
Furthermore, traditional LP solvers did not scale easily to the
blocklengths of modern error-correcting codes. Nevertheless,
a number of groups did study how to build an application-
specific low-complexity LP decoder [6], [9]–[11]. In particular,
Barman et al. [11] built an application-specific LP decoder
that was computationally competitive with BP and that had
a message-passing structure with a standard schedule [11].
They solved the LP decoding problem using the Alternating
Direction Method of Multipliers (ADMM), a decomposition
technique used in large-scale optimization [12]. Able to study
LP decoding performance at long blocklengths, it was ob-
served empirically, and later confirmed theoretically, that LP
decoding far outperforms BP in the high Signal-to-Noise Ratio
(SNR) regime [11], [13], [14]. In this regime, LP decoders
do not suffer from the same error floor effects as BP. Using
the ADMM solver, Liu and Draper were able to augment the
objective of LP decoding with a penalty term to improve error-
rates further in low-reliability channels [15]. Additionally,
LP decoding can be used as a subroutine in a multi-stage
decoder that quickly approaches ML performance [16]. Thus,
for applications in which reliability demands are extreme,
LP decoding is an attractive alternative (or complement) to
BP. Further generalization of ADMM-LP to non-binary and
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2multipermutation codes are developed in [17], [18].
In parallel to these theoretical and algorithmic develop-
ments, there has been growing interest in moving ADMM-
LP toward a hardware implementation. Several groups have
made progress in creating efficient methods for solving the key
computational primitive of ADMM-LP decoding, Euclidean
projection onto the “parity polytope” [19]–[21]. In particu-
lar, Wasson and Draper investigated mapping this operation
to hardware [21]. Several implementation papers have also
considered ADMM-LP decoding in other contexts. Debbabi
et al. investigated how to schedule messages more efficiently
and developed a multicore implementation [22], [23]. Jiao et
al. modified penalization to improve error-rate performance of
irregular LDPC codes [24]. Finally, Wei et al. implemented
ADMM-LP avoiding projections when possible [25].
While useful investigations, these studies do not demon-
strate whether or not ADMM-LP decoding is viable in
hardware. In this paper, we present a Field-Programmable
Gate Array (FPGA)-based implementation that shows that the
ADMM-LP decoding algorithm can be mapped to hardware
without suffering an unacceptable performance loss. First,
we review and expand upon the execution and intuition of
the ADMM-LP decoding algorithm. Next, we review the
developments made in [21] to implement Euclidean projection
onto the parity polytope in hardware. We then describe how
to assemble the pieces to form a complete LP decoder. We
present results for the [155, 64] Quasi-Cyclic (QC) LDPC
code introduced by Tanner et al. [26], the [672, 546] QC-
LDPC code from the IEEE 802.11ad (WiGig) standard [27],
and an ensemble of (3,6)-regular [1002, 503] QC-LDPC codes.
We test code performance using an FPGA-based simulation
environment. While our initial implementation requires more
hardware resources than Min-Sum decoders, we find that it
is possible to preserve the superior error-rate performance of
ADMM-LP in fixed point.
II. BACKGROUND
In this paper, we consider the decoding of binary linear
codes. A binary linear code C of blocklength n is a k-
dimensional subspace of Fn2 . Such a code can be defined as
the null space of the m × n “parity-check” matrix H , i.e.,
C = {x ∈ {0, 1}n : Hx = 0 (mod 2)}. In general m ≥ n−k
with equality when H has full rank. The rate of C is defined
to be R = k/n which specifies the number of informa-
tion bits transmitted per codeword symbol. Each row of the
parity-check matrix corresponds to a check, which specifies
a subset of codeword symbols that must add to 0 modulo
2. These checks are indexed by the set J = {1, . . . ,m}.
Each column of the parity-check matrix corresponds to a
codeword symbol or variable, indexed by I = {1, . . . , n}.
The neighborhood of check j, denoted Nc (j), is the set
of variables that check j constrains to add to 0. That is,
Nc (j) = {i ∈ I : Hj,i = 1}. Similarly, the neighborhood
of variable i, Nv (i), is the set of checks in which variable i
participates, Nv (i) = {j ∈ J : Hj,i = 1}.
Given a stochastic channel model P(y|x) where y ∈ Yn
is the channel output, ML decoding amounts to maximizing
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Fig. 1. Visualization of PP3 within the three-dimensional unit cube.
the model over the set of codewords. That is, we decode
to argmaxx∈C P(y|x). It was shown in [28] that, when
considering a binary linear code transmitted over a symmetric
memoryless channel, the ML decoding objective is linear
in the length-n vector γ of Log-likelihood Ratios (LLRs)
γi = log(P(yi|0)/P(yi|1)) . ML decoding problem thus is
argmax
x∈C
P(y|x) = argmin
x∈C
n∑
i=1
γixi = argmin
x∈C
γTx. (1)
We note that γ can be multiplied by any positive scalar without
changing the problem.
Having framed ML as an optimization problem with a
linear objective, we are ready to develop the LP relax-
ation first proposed in [28]. First, denote by xS , S ⊆
I, the length-|S| vector formed with the components of
x indexed by S. With this notation, we can restate the
parity-check condition for a valid codeword as C ={
x ∈ {0, 1}n : 1>xNc(j) = 0 (mod 2) for all j ∈ J
}
. Each
of the m constraints in this set can be visualized as requiring
that the set of codeword variables connected to any particular
check must be an even-weight vertex of the unit hyper-cube.
The LP decoding problem results from relaxing these con-
straints [5], [28]. Instead of requiring the vector of variables
connected to each check to be an even-weight vertex of the unit
hyper-cube, LP decoding rather requires this set of variables to
lie in the convex hull of the vertices. Visualized in Fig. 1, the
convex hull of the even-weight vertices of the unit hyper-cube
is termed the “parity polytope”, denoted PPd in d-dimension:
PPd := conv
({
e ∈ {0, 1}d : 1>e = 0 (mod 2)
})
. (2)
The polytope PPd can be explicitly defined by a number of
half-space inequalities [28]. Every odd-weight vertex is sur-
rounded by even-weight vertices. Each half-space inequality is
defined by the hyperplane that contains all these even-weight
vertices and “cuts” off the half of the space in which the odd-
weight vertex sits. Half of the 2d vertices are of odd weight, so
we can describe PPd with 2d−1 half-space constraints. Each
such inequality corresponds to one of the constraints in the
first line of the following description of PPd where we use
the notation [d] = {1, . . . , d}. A vector v ∈ PPd if∑
i∈S
vi −
∑
i∈[d]\S
vi ≤ |S| − 1 S ⊆ [d], |S| odd
0 ≤ vi ≤ 1 i ∈ [d]
. (3)
The box constraints 0 ≤ vi ≤ 1 are not always redundant,
e.g., when d = 2.
3In summary, LP decoding requires us to solve
argmin
x
γ>x
subject to xNc(j) ∈ PP|Nc(j)| j ∈ J
x ∈ [0, 1]n
(4)
Note that LP decoding is not guaranteed to yield the ML
solution. Due to the relaxation, the feasible space has fractional
vertices. The failure model of LP decoding is when one of
these “pseudocodewords” is the minimal cost vertex.
One might think of rounding the fractional components
when the LP solver outputs a pseudocodeword. However,
this does not solve the pseudocodewords problem. An al-
ternative approach proposed by Liu and Draper [15] is to
augment the objective of (4) with a penalty function. This
approach, referred to as “penalized LP” decoding, discourages
pseudocodewords by penalizing the closeness of variables to
1/2. Many penalty functions were tested in [15], but we
only implement the so-called `1-penalty function, due to its
good error-rate performance and algorithmic simplicity. The
`1-penalized LP decoding problem is given by
min γ>x− α∥∥x− 12∥∥1
subject to xNc(j) ∈ PP|Nc(j)| j ∈ J
x ∈ [0, 1]n
(5)
where α ≥ 0 is termed the penalty parameter. The penalty
parameter tunes how severely non-binary variables should be
penalized. Setting α = 0 reduces (5) to (4). While moderate
values of α improve performance in the waterfall regime, an
excessively large α can adversely affect performance [15].
Up until this point, we have been discussing prior formula-
tions of LP decoding. We now discuss a simple transformation
of LP decoding that proves useful when designing a fixed-
point implementation. The original LP decoding formulation
operates inside the unit hypercube centered around 1/2. In our
hardware implementation, signed integers are used to imple-
ment fixed-point arithmetic. Therefore, to eliminate possible
asymmetries, we prefer LP decoding to operate inside the unit
hypercube symmetrically centered around 0. To accomplish
this, the simple variable substitution xnew = xold− 1/2 can be
applied to (5). The result
min γ>x− α‖x‖1
subject to xNc(j) ∈ PP|Nc(j)| − 12 j ∈ J
x ∈ [−1/2, 1/2]n
(6)
is an equivalent optimization problem with two important
differences. The first is that the objective now penalizes
closeness to 0 rather than to 1/2. The second is that check
neighborhoods must be in the “centered” parity polytope.
The d-dimensional centered parity polytope PP|Nc(j)| − 12 is
obtained by taking every point in PPd and subtracting the
length-d all 1/2 vector. For simplicity we subsequently refer
to this shifted object simply as the parity polytope, unless
disambiguation is required.
III. ALGORITHMS
In Section III-A, we discuss the ADMM algorithm, its
application to error-correction decoding and message passing
interpretation. The two key subroutines: projection onto the
parity polytope and projection onto the probability simplex
are discussed in Sections III-B and III-C, respectively.
A. ADMM Decomposition and Message Passing
The characteristic that, in a linear code, each component of
the codeword estimate x (generally) participates in multiple
check constraints inhibits the decomposability of LP decoding.
A small modification is therefore introduced in [11] to apply
ADMM to LP decoding . We define an auxiliary “replica”
variable vector zj = xNc(j) for each check neighborhood. By
substituting into (6), we arrive at the following result, which
fits the ADMM template:
min γ>x− α‖x‖1
subject to x ∈ [− 12 , 12 ]n
zj ∈ PP|Nc(j)| − 12 j ∈ J
zj = xNc(j) j ∈ J .
(7)
The ADMM decomposition for (penalized) LP decoding
starts from the `2-regularized Lagrangian
Lµ (x, z, λ) = γ
>x− α‖x‖1 +
∑
j∈J
λ>j
(
xNc(j) − zj
)
+µ2
∑
j∈J
∥∥xNc(j) − zj∥∥22 .
We use z and λ to refer to the zj and λj in aggregate. The
λj are length-|Nc(j)| dual variable vectors that enforce the
zj = xNc(j) equality constraints. The µ parameter is a positive
number that determines the degree of regularization. While
regularization does not change the solution of the optimization
problem, it accelerates algorithmic convergence [12].
ADMM-LP decoding alternates, in a round-robin manner,
between minimizing over codeword estimates x and replicas
z, followed by an update of the dual variables λ. Letting X
and Z represent the feasible sets of x and z (the dual variables
are unconstrained), each iteration takes the form [11], [15]
x← argminx∈X Lµ (x, z, λ)
z ← argminz∈Z Lµ (x, z, λ)
λj ← λj + µ
(
xNc(j) − zj
)
j ∈ J .
(8)
The x update can be decomposed into individual variable
updates since the solution to its optimization problem separates
into distinct calculations for each variable [11], [15]. Similarly,
the z update can be decomposed to update each zj individually.
The λ update is already expressed in a decomposed from.
When these update rules are fleshed out, µ can be eliminated
by reparameterizing γ, α and λ by a factor of µ [29]. Therefore
µ is not included in the ADMM-LP decoding algorithm
statement and the values of γ, α and λ have slightly different
parameterizations than in (8) going forward.
The fact that the updates decompose means that the algo-
rithm performs a set of parallel variable updates followed by a
set of parallel check updates. The result is a message-passing
algorithm with a structure similar to BP. Variable update i
is performed using the Log-Likelihood Ratio (LLR) γi and a
length-|Nv(i)| vector of messages from each of its neighboring
checks, denoted mNv(i)→i. Check update j is performed using
the dual variable vector λj and a length-|Nc(j)| vector of
4Alg. 1. Given a LLR vector γ ∈ Rn, calculate the `1-penalized LP decoding
from (7) using ADMM. The current estimate x is returned upon termination.
1: Initialize all λj’s and mNv(i)→i’s to 0.
2: repeat
3: for i ∈ I do . Variable Updates
4: ti ← 1>mNv(i)→i − γi
5: si ←
 ti + α if ti > 0ti if ti = 0
ti − α if ti < 0
6: xi ←
∏
[− 12 , 12 ]
(
si
|Nv(i)|
)
7: end for
8: for j ∈ J do . Check Updates
9: vj ← xNc(j) + λj
10: zj ←
∏
PP|Nc(j)|− 12 (vj)
11: λj ← vj − zj
12: mj→Nc(j) ← 2zj − vj
13: end for
14: until termination
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multipliers” [4]. A distinct difference from these two methods
is that ADMM is applied to problems whose primal variables
can already be partitioned into two sets from which the global
objective is separable. The two primal variable sets are related
via linear equality constraints which are enforced via dual
variable estimation as in dual ascent.
Before ADMM can be applied to LP decoding, a small
modification must be made. Each component of the codeword
estimate x can participate in many check constraints. This
inhibits the decomposability of LP decoding. Therefore, for
each check neighborhood, we define the auxiliary replica
variable vectors zj = xNc(j). By substituting into (8), we
arrive at
min  >x  ↵kxk1
subject to x 2 [  12 , 12 ]n
zj 2 PP|Nc(j)|   12 j 2 J
zj = xNc(j) j 2 J
(9)
which fits the ADMM template. Note that x has been restricted
to its feasible set which is the unit hypercube centered about
the origin.
As previously mentioned, ADMM decomposition starts with
a regularized Lagrangian which takes on the form
Lµ (x, z, ) =  
>   ↵kxk1 +
P
j2J
 >j
 
xNc(j)   zj
 
+µ2
P
j2J
  xNc(j)   zj  2
for LP decoding. Here the  j’s are dual variable vectors that
will enforce the zj = xNc(j) equality constraints. The µ
parameter is a positive number that determines the role of
the `2-regularization. The value of µ does not change the
optimization problem, and it does not affect the error rate
performance of LP decoding in double-precision implemen-
tations [5]. However it does play a role in the convergence of
LP decoding solved with ADMM [5]. Finally, we use z and
  to refer to the zj’s and  j’s in aggregate.
The ADMM-LP decoding algorithm is constructed by al-
ternating between minimizing over x and z. Each pair of
optimizations is followed by an update  . Letting X and Z
represent the feasible sets of x and z, each iteration of ADMM-
LP takes the form
x argminx2X Lµ (x, z, )
z  argminz2Z Lµ (x, z, )
 j   j + µ
 
xNc(j)   zj
 
j 2 J .
The x update can be decomposed into individual variable
updates since the solution to its optimization problem separates
into distinct calculations for each variable [3], [5]. Similarly,
the z update can be decomposed to individually update the
zj’s [5]. Note that the   update is already decomposed.
The decomposition of these updates means that ADMM-LP
decoding performs a set of parallel variable updates followed
by a set of parallel check updates. The result is a message-
passing algorithm with structure very similar to BP [3], [5],
[6]. Variable update i is performed using the LLR  i and a
length-|Nv(i)| vector of messages from neighboring checks,
denoted mNv(i)!i. The result is a new estimate value for xi.
Check update j is performed with the dual variable vector
 j and a length-|Nc(j)| vector of messages from neighboring
variables. This message vector is simply the current esti-
mates of neighboring variables, so the current notation xNc(j)
fits. The result of check update j is a new estimate of  j
and a message vector sent to neighboring variables, denoted
mj!Nc(j). Fig. 2 displays the ADMM-LP decoding algorithm
in its entirety.
Fig. 2. Given an LLR vector   2 Rn calculate the `1-penalized LP
decoding from (9) using ADMM. The current estimate of x is returned upon
termination.
1: Initialize all  j’s and mj!Nc(j)’s to 0.
2: repeat
3: for i 2 I do . Variable Updates
4: ti  1>mNv(i)!i    i
5: si  
⇢
ti + ↵ if ti   0
ti   ↵ if ti < 0
6: xi  
Q
[  12 , 12 ]
⇣
si
|Nv(i)|
⌘
7: end for
8: for j 2 J do . Check Updates
9: vj  xNc(j) +  j
10: zj  
Q
PP|Nc(j)|  12 (vj)
11:  j  vj   zj
12: mj!Nc(j)  2zj   vj
13: end for
14: until termination
The message-passing structure of ADMM-LP decoding
corresponds to the standard factor graph message-passing
schedule. A factor graph (in the context of coding theory) is a
bipartite graph whose connectivity is given by a parity-check
matrix [7]. For each codeword variable, there is a variable
vertex in the graph, and for each parity check, there is a check
vertex in the graph. Variable vertex i and check vertex j are
connected if Hj,i = 1. This matches our previous connectivity
definition for variables and checks. Therefore, the execution
of ADMM-LP decoding can be viewed as variable updates
taking place inside variable vertices and check updates taking
place inside check vertices. Messages are then passed between
variable and check updates along the edges in the factor
graph. To further illustrate this interpretation, Fig. 3 shows an
example parity-check matrix and factor graph with message
labels on edges.
We can see in Fig. 3 that that the mNv(i)!i’s are made up
of vector components from the mj!Nc(j)’s. Additionally, note
that the  j’s do not appear in the figure. This is because  j
is only used inside the jth check update. Therefore the dual
variable vectors serve as internal states for checks that are
not passed as messages. Another point of note is that while
variable i sends |Nv(i)| messages, all messages are equal to
the current estimate of xi.
TODO: Once message passing structure is clear, go into
how to interpret the update rules.
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multipliers” [4]. A distinct difference from these two methods
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can already be partitioned into two sets from which the global
objective is separable. The two primal variable sets are related
via linear equality constraints which are enforced via dual
variable estimation as in dual ascent.
Before ADMM can be applied to LP decoding, a small
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variable vectors zj = xNc(j). By substituting into (8), we
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(9)
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performance of LP decoding in double-precision implemen-
tations [5]. However it does play a role in the convergence of
LP decoding solved with ADMM [5]. Finally, we use z and
  to refer to the zj’s and  j’s in aggregate.
The ADMM-LP decoding algorithm is constructed by al-
ternating between minimizing over x and z. Each pair of
optimizations is followed by an update  . Letting X and Z
represent the feasible sets of x and z, each iteration of ADMM-
LP takes the form
x argminx2X Lµ (x, z, )
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 
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The x update can be decomposed into individual variable
updates since the solution to its optimization problem separates
into distinct calculations for each variable [3], [5]. Similarly,
the z update can be decomposed to individually update the
zj’s [5]. Note that the   update is already decomposed.
The decomposition of these updates means that ADMM-LP
decoding performs a set of parallel variable updates followed
by a set of parallel check updates. The result is a message-
passing algorithm with structure very similar to BP [3], [5],
[6]. Variable update i is performed using the LLR  i and a
length-|Nv(i)| vector of messages from neighboring checks,
denoted mNv(i)!i. The result is a new estimate value for xi.
Check update j is performed with the dual variable vector
 j and a length-|Nc(j)| vector of messages from neighboring
variables. This message vector is simply the current esti-
mates of neighboring variables, so the current notation xNc(j)
fits. The result of check update j is a new estimate of  j
and a message vector sent to neighboring variables, denoted
mj!Nc(j). Fig. 2 displays the ADMM-LP decoding algorithm
in its entirety.
Fig. 2. Given an LLR vector   2 Rn calculate the `1-penalized LP
decoding from (9) using ADMM. The current estimate of x is returned upon
termination.
1: Initialize all  j’s and mj!Nc(j)’s to 0.
2: epeat
3: for i 2 I do . Variable Updates
4: ti  1>mNv(i)!i    i
5: si  
⇢
ti + ↵ if ti   0
ti   ↵ if ti < 0
6: xi  
Q
[  12 , 12 ]
⇣
si
|Nv(i)|
⌘
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10: zj  
Q
PP|Nc(j)|  12 (vj)
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13: end for
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The message-passing structure of ADMM-LP decoding
corresponds to the standard factor graph message-passing
schedule. A factor graph (in the context of coding theory) is a
bipartite graph whose connectivity is given by a parity-check
matrix [7]. For each codeword variable, there is a variable
vertex in the graph, and for each parity check, there is a check
vertex in the graph. Variable vertex i and check vertex j are
connected if Hj,i = 1. This matches our previous connectivity
definition for variables and checks. Therefore, the execution
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taking place inside variable vertices and check updates taking
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is only used inside the jth check update. Therefore the dual
variable vectors serve as internal states for checks that are
not passed as messages. Another point of note is that while
variable i sends |Nv(i)| messages, all messages are equal to
the current estimate of xi.
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multipliers” [4]. A distinct difference from these two methods
is that ADMM is applied to problems whose prim l variables
can already be partitio ed into two sets from which the global
objective is separabl . The two primal variable sets are r lated
vi linear equality co straints which are enforced via dual
variable estim tio as in dual ascent.
Before ADMM can be applied to LP decoding, a small
modification must be made. Each component of the codeword
estimate x can participate in many check constraints. This
inhibits the decomposability of LP decoding. Therefore, for
each check neighborhood, we define the auxiliary replica
variable vectors zj = xNc(j). By substituting into (8), we
arrive at
min  >x  ↵kxk1
subject to x 2 [  12 , 12 ]n
zj 2 PP|Nc(j)|   12 j 2 J
zj = xNc(j) j 2 J
(9)
which fits the ADM template. Note that x has been restricted
to its feasible set which is the unit hypercube centered about
the origin.
As previously mentioned, ADMM decomposition starts with
a regularized Lagrangian which takes on the form
Lµ (x, z, ) =  
>   ↵kxk1 +
P
j2J
 >j
 
xNc(j)   zj
 
+µ2
P
j J
  xNc(j) zj  2
for LP decoding. Here the  j’s are dual variable vectors that
will enforce the zj = xNc(j) equality constraints. The µ
parameter is a positive number that determine the role of
th `2-regularizatio . Th value of µ does not change the
optimization problem, and it does not affect the error rate
performance of LP decoding in double-precision implemen-
tations [5]. However it does play a role in the convergence of
LP decoding solved with ADMM [5]. Finally, we use z and
  to refer to the zj’s and  j’s in aggregate.
The ADMM-LP decoding algorithm is constructed by al-
ternating between minimizing over x and z. Each pair of
optimizations is followed by a update  . Letting X and Z
represent the feasible sets of x and z, each it ration of ADMM-
LP takes the form
x argminx2X Lµ (x, z, )
z  argminz2Z Lµ (x, z, )
 j   j + µ
 
xNc(j)   zj
 
j 2 J .
The x update can be decomposed into individual variable
updates since the solution to its optimization problem separates
into distinct calculations for each variable [3], [5]. Similarly,
the z update can be decomposed to individually update the
zj’s [5]. Note that the   update is already decomposed.
The decomposition of th se updates means that ADMM-LP
decoding performs a set of parall l variable u dates followed
by a set of parallel check updates. The result is a message-
passing algorithm with structure very similar to BP [3], [5],
[6]. Variab e update i is performed using the LLR  i and a
length-|Nv(i)| vector of messages from neighboring checks,
denoted mNv(i)! . The result is a new estimate value for xi.
Check update j is performed with the dual variable vector
 j and a length-|Nc(j)| vector of messages fr i ring
v riables. This message vector is simply t t esti-
mates of neighboring variables, so the current
c(j)
fits. The result of check update j is a ne f j
and a message vector sent to neighboring vari ted
mj!Nc(j). Fig. 2 displays the ADMM-LP dec i l rith
in its entirety.
Fig. 2. Given an LLR vector   2 Rn calculate the `1-penalized LP
decoding from (9) using ADMM. The current estimate of x is returned upon
termination.
1: Initialize ll  j’s and mj!Nc(j)’s to 0.
2: repeat
3: for i 2 I do . Variable Updates
4: ti  1>mNv(i)!i    i
5: si  
⇢
ti + ↵ if ti   0
ti   ↵ if ti < 0
6: xi  
Q
[  12 , 12 ]
⇣
si
|Nv(i)|
⌘
7: end for
8: for j 2 J do . Check Updates
9: vj  xNc(j) +  j
10: zj  
Q
PP|Nc(j)|  12 (vj)
11:  j  vj   z
12: mj!Nc(j)  2zj   vj
13: end for
14: until termination
The message-passing structure of ADMM-LP decoding
corresponds to the standard factor graph message-passing
schedule. A factor graph (in the context of coding theory) is a
bipartite graph whose connectivity is given by a parity-check
matrix [7]. For each codeword variable, there is a variable
vertex in the graph, and for each parity check, there is a check
vertex in the graph. Variable vertex i and check vertex j are
connected if Hj,i = 1. T is matches our previous connecti ity
definitio for variables and checks. Therefore, th executi
of ADMM-LP decoding can be viewed as variable updates
taking place inside variable verti es and ch ck updates taking
place inside che k vertic s. Messages are then passed between
variable and check updates along the edges in the factor
graph. To further illustrate this interpretation, Fig. 3 shows an
example parity-check matrix and factor graph with message
labels on edges.
We can see in Fig. 3 that that the mNv(i)!i’s are made up
of vector components from the mj!Nc(j)’s. Additionally, note
that the  j’s do not appear in the figure. This is because  j
is only used i side the jth check update. Therefore the dual
variable vect rs serve as internal states for checks that are
not passed as m ssages. Another oin of note is that while
v riable i send |Nv(i)| messages, ll messages are equal to
the current estimate of xi.
TODO: Once message passing structure is clear, go into
how to interpret the update rules.
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multipliers” [4]. A distinct difference from these two methods
is that ADMM is appli d to problems whose primal v riables
can already be partitioned into two sets from which the global
objective is separable. The two primal variable sets are related
via linear equality constraints which are enforced via dual
variable estimation as in dual ascent.
Before ADMM can be applied to LP decoding, a small
modification must be made. Each co ponent of the codeword
estimate x can participate in ny check co st aints. This
inhibits the decomposability of LP decoding. Therefore, for
each check neighborhood, we define the auxiliary replica
variable vectors zj = xNc(j). By substituting into (8), we
arrive at
min  >x  ↵kxk1
subject to x 2 [  12 , 12 ]n
zj 2 PP|Nc(j)|   12 j 2 J
zj = xNc(j) j 2 J
(9)
which fits the ADMM template. Note that x has been restricted
to its feasible set which is the unit hypercube centered about
the origin.
As previously mentioned, ADMM decomposition starts with
a regularized Lagrangian which takes n the form
Lµ (x, z, ) =  
>   ↵kxk1 +
P
j2J
 >j
 
xNc(j)   zj
 
+µ2
P
j2J
  xNc(j)   zj  2
for LP decoding. Here the  j’s are dual variable vectors that
will enforce the zj = xNc(j) equality constraints. The µ
parameter is a positive number that determines the role of
the `2-regularization. The value of µ does not change the
optimization problem, and it does not affect the error rate
performance of LP decoding in double-precision implemen-
tations [5]. However it does play a role in the convergence of
LP decoding solved with ADMM [5]. Finally, we use z and
  to refer to the zj’s and  j’s in aggregate.
The ADMM-LP decoding algorithm is constructed by al-
ternating between mi imizing over x and z. Each pair of
optimizations is follo d by an update  . Letting X and Z
represent the feasible sets of x and z, e ch iteration of ADMM-
LP takes the form
x argminx2X Lµ (x, z, )
z  argminz2Z Lµ (x, z, )
 j  j + µ
 
xNc(j)   zj
 
j 2 J .
The x update can be decomposed into individual variable
updates since the solution to its optimization problem separates
into distinct calculations for each variab e [3], [5]. Similarly,
the z update can be decomposed to individually update the
zj’s [5]. Note that the   update is already decomposed.
The decomposition of these updates means that ADMM-LP
decoding performs a set of parallel variable updates followed
by a set of parallel check updates. The result is a message-
assing algorithm with structure v ry similar to BP [3], [5],
[6]. V riable up ate i is p rformed using the LLR  i and a
length-|Nv( )| vector of messages from neighboring checks,
denoted mNv(i)!i. The result is a new estimate value for xi.
Check update j is performed with the du l variable vector
 j and a length-|Nc(j)| vector of messages from neighboring
variables. This mess ge vector is simply the current esti-
ates of neighboring variables, so the current no ation xNc(j)
fits. The result of check update j is a new estimate of  j
and a message vector sent to neighboring variables, denoted
mj!Nc(j). Fig. 2 displays the ADMM-LP decoding algorithm
in i s e tirety.
Fig. 2. Given an LLR vector   2 Rn calculate the `1-penalized LP
decoding from (9) using ADMM. The current estimate of x is returned upon
termination.
1: Initialize all  j’s and mj!Nc(j)’s to 0.
2: repeat
3: for i 2 I do . Variable Updates
4: ti  1>mNv(i)!i    i
5: si  
⇢
ti + ↵ if ti   0
ti   ↵ if ti < 0
6: xi  
Q
[  12 , 12 ]
⇣
si
|Nv(i)|
⌘
7: end for
8: for j 2 J do . Check Updates
9: vj  xNc(j) +  j
10: zj  
Q
PP|Nc(j)|  12 (vj)
11:  j  vj   zj
12: mj!Nc(j)  2zj   vj
13: end for
14: until termination
The message-passing structure of ADMM-LP decoding
corresponds to the standard factor graph message-passing
schedule. A factor graph (in the context of coding theory) is a
bipartite graph whose connectivity is given by a parity-check
matrix [7]. For each codeword variable, there is a variable
vertex in the graph, and for each parity check, there is a check
vertex in the graph. Variable vertex i and check vertex j are
conn ed if Hj,i = 1. This m tches our previous connectivity
definition for var able and checks. Therefore, the execution
of ADMM-LP ecoding can b viewed as variable updates
taking place inside variable vertices and check updates taking
place inside check vertices. Messages are then passed between
variable and check updates along the edges in the factor
graph. To further illustrate this int rpretation, Fig. 3 shows an
exampl parity-check matrix and factor graph with message
labels on edges.
We can see in Fig. 3 that that the mNv(i)!i’s are made up
of vector compon nts from the mj!Nc(j)’s. Additionally, note
that the  j’s do not appear in the figure. This is because  j
is only used inside the jth check update. Therefore the dual
variable vectors serve as internal states for checks that are
not passed as essages. Another point of note is that while
variabl i sends |Nv(i)| messages, all messages are equal to
the current stimate of xi.
TODO: Once messag passing structure is clear, go into
how to i terpret the update rul s.
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multipliers” [4]. A distinct difference from these two methods
is that ADMM is applied to problems whose pri al variables
can already be partitione into two sets from wh ch he global
objective is separable. The two primal variable sets are related
vi l near equality constraints which are enforced via dual
variable estimation as in dual ascent.
Before ADMM ca be applied to LP de od ng, a small
modification must be made. Each compo ent of the codew rd
estimate x can participate in many check constraints. This
inhibits the decomposability of LP decoding. Therefore, for
each check neighborhood, we define the auxiliary replica
variable vectors zj = xNc(j). By substituti g into (8), we
arrive at
min  >x  ↵kxk1
subject to x 2 [  12 , 12 ]n
zj 2 PP|Nc(j)|   12 j 2 J
zj = xNc(j) j 2 J
(9)
which fits th AD template. Note that x has been restricted
to its feasible set which is t unit hypercube centered about
the origin.
As previously mentioned, ADMM d composition starts with
a regularized Lagra gian w ich takes on the form
Lµ (x, z, ) =  
>   ↵kxk1 +
P
j2J
 >j
 
xNc(j)   zj
 
+µ2
P
j2J
  xNc(j)   zj  2
for LP decoding. Here the  j’s are dual variable vectors that
will enforce the zj = xNc(j) equality constraints. The µ
parameter is a positive number that determines the role of
the `2-regularization. The value of µ does not change the
optim zatio problem, and t does not affect the error rate
perf rmance of LP decoding in double-precision implem n-
tations [5]. However it does play a role in the convergence of
decoding so ved with ADMM [5]. Finally, we use z and
  to refer t the zj’s and  j’s in aggregate.
The ADMM-LP decoding lgorithm is constructed by al-
ternating b tween minimizing over x and z. Each pair of
optimizations is followed by an update  . Letting X an Z
represent the feasible sets of x and z, each iteration of ADMM-
LP takes the form
x argminx2X Lµ (x, z, )
z  argminz2Z Lµ (x, z, )
 j   j + µ
 
xNc(j)   zj
 
j 2 J .
The x updat can be ecomposed into individual variable
updates since he solution to i s optimization problem eparates
into distinct calcul tions for each variable [3], [5]. Similarly,
the z update can be decomposed to individually update the
zj’s [5]. Note that th   update is already decomposed.
The ecomposition of these means that ADMM-LP
decoding perform a set of p rallel variable updates followed
by a set of parallel check updates. The r sult is a message-
passing algorithm with structure very similar to BP [3], [5],
[6]. Variable update i is performed using the LLR  i an a
length-|Nv(i)| vector of messages from neighboring checks,
denoted mNv(i)!i. The result is a new estimate value for xi.
Check update j is performed with the dual variable vector
 j and a length-|Nc(j)| vector of messages from neighboring
variables. This message vector is simply the current esti-
mates of neighboring variables, so the current notation xNc(j)
fits. The result of check update j is a new estimate of  j
and a message vector sent to neighboring variables, denoted
mj!Nc(j). Fig. 2 displays the ADMM-LP decoding algorithm
in its entirety.
Fig. 2. Given an LLR vector   2 Rn calculate the `1-penalized LP
decoding from (9) using ADMM. The current estimate of x is returned upon
termination.
1: Initialize all j’s and mj!Nc(j)’s to 0.
2: repeat
3: for i 2 I d . Variable Updates
4: ti  1>mNv(i)!i    i
5: si  
⇢
ti + ↵ if ti   0
ti ↵ if ti < 0
6: xi  
Q
[  12 , 12 ]
⇣
si
|Nv(i)|
⌘
7: end for
8: for j 2 J do . Check Updates
9: vj  xNc(j) +  j
10: zj  
Q
PP|Nc(j)|  12 (vj)
11:  j  vj   zj
12: mj!Nc(j)  2zj   vj
13: end for
14: until termination
The mess ge-passing structure of ADMM-LP decoding
c rresponds to the standard factor graph mes age-passing
schedule. A factor graph (in the context of coding theory) is a
bipartite graph whose connectivity is given by a parity-check
matrix [7]. For each codeword variabl , there is a variable
ver ex in the graph, nd f r each parity check, there is a check
vertex in the grap . Variable vertex i and check vertex j are
connected if Hj,i = 1. This matches our previous connectivity
definition for variables and checks. Therefore, the execution
of ADMM-LP decoding can be iewed as variable updates
taking place inside variable verti es n check updates taking
place inside ch k vertices. Me sages are then passed betwee
variable and check updates along the edges in the factor
graph. To further illustrate this interpretation, Fig. 3 s ows an
xample parity-check matrix and facto graph with message
lab ls on edges.
We can see in Fig. 3 that that the mNv(i)!i’s are made up
of vector components from the mj!Nc(j)’s. Additionally, note
that the  j’s do not appear in the figure. This is because  j
is only used inside he jth check update. Therefore the dual
variable vectors serve as internal states for c ecks that are
not passed as messages. Another point of note is that while
variable i sends |Nv(i)| messages, all messages are equal to
the current estimate of xi.
TODO: Once message passing structure is clear, go into
how to interpret the update rules.
H =
(
1 1 1 0
0 1 1 1
Fig. 2. A parity-check matrix and associated factor graph with messages
labelled. Checks vertices are drawn as squares.
essages fr m ach of the neighbor g variables. The latter
contains the current estimates xNc(j) of neighboring variables.
The result of the update of check j is a new estimate of
the associated dual variabl s λj as well a lengt -|Nv(i)|
essage vector whose compon nts re ent to neighboring
variables. This vector is denoted mj→Nc(j). Alg. 1 presents the
AD -LP decoding algorithm in full. The notation
∏
A(·)
denotes Euclidean projection onto th set A.
Viewing the variable/constrain structure of ADMM-LP
in (8) using a factor graph, we observe that the message-
passing schedule followed in Alg. 1 is the standa d flo din
schedule of BP. Thi view h lps to highlight key differences
betwe n ADMM-LP and BP. A factor graph is a bipartite
graph whose conn ctiv ty, when rep s n ing a line r co ,
i spec fied by the co ’s parity-check mat ix [3]. For each
codeword v riab e there is a variable vertex. For each parity
check there is a factor (or check) vertex. Va iable v rtex i and
check vertex j are connected if Hj,i = 1. The execution of
ADMM-LP can be viewed as variabl updat taking place
insid variable vertic and check updates taking place inside
check vertices. Messag s are passed between variables and
checks along the edges of the graph. To illustrate this inter-
pretation, Fig. 2 depicts a parity-check matrix and associated
factor graph; edges are labeled by ADMM-LP messages.
In Fig. 2 the mNv(i)→i messages are composed of vector
components from the mj→Nc(j) messages. The λj do not
appear in the figure. The vector of dual variables λj is used
only within the jth check update. Dual variable vectors serve
as internal check states that are not passed as messages. This
is an important difference from BP as the dual variables play
an important role in improving error-floor performance [14].
A sec d difference is that the |Nv(i)| outgoing messages
from any variable i are all equal, corresponding to the current
estimate of xi. This differs from BP where, in general, all
outgoing messages from a variable will differ.
We now examine the steps of Alg. 1. On line 4, variable
updates first sum incoming messages and the negative LLR to
form a variable estimate. Incoming messages tell the variable
what value it should take on. Next, on line 5, the penalization
is applied. A non-zero penalty pushes each variable estimate
in the direction of its current belief. Recall that this is done
to discourage fractional solutions (pseudocodewords). When
α is small, the effect of penalization is reduced, making
the algorithm closer to (unpenalized) LP decoding. A slight
difference in Alg. 1 from penalized LP decoding’s original
derivation in [15] is that no penalty is applied if ti = 0. This
modification is important in a fixed-point implementation to
avoid bias in codeword estimates. On line 6, the penalized
estimate is normalized by the variable degree and projected
onto the [− 12 , 12 ] interval. The resulting final estimate is then
passed to neighboring checks. Roughly speaking, the variable
estimate is the average of the incoming messages. On line 9,
the first step in the check update is to take the vector of
neighboring variable estimates and add the vector of dual
variabl s (the check state vector). An updated vector of the
replica estimate is obtained by projecting the addition result
vj onto the parity polytope. This is where the parity polytope
constraints of LP decoding are enforced. Using the projection,
a new check state λj and set of outgoing messages mj→Nc(j)
are calculated (possibly in parallel) on lines 11 and 12.
We think of the dual variable estimates as affecting algo-
rit mic progression in two major ways. First, λj acts as a
momentum term on line 9. It brings vj closer to the previous
value of vj , ensuring that zj does not evolve too erratically.
Second, according to the pricing interpretation of duality,
the λj specifies the cost of breaking the equality constraint
zj = xNc(j). We can see this effect more clearly if line 12
is rewritten as mj→Nc(j) ← zj − (vj − zj) = zj − λj .
Since t new λj value is the mismatch between vj and
zj , line 12 compensates this mismatch by including it in the
outgoing messages. At convergence, the λj subtracted off here
is canceled by the λj added in to compute vj on line 9.
Note that a termination condition is not specified in Alg. 1.
While algorithmic convergence can be used as the stopping
crite ion in floating point [11], it may not be possible to obtain
convergence in fixed point to an arbitrary precision. Thus, in
our implementation, we impose a fixed number of iterations,
but can also terminate early if rounding the current codeword
estimate produces a codeword.
While their message-passing schedules are the same, we
have already observed two differences between ADMM-LP
and BP: the existence of dual variables that form the check
states, and the fact that all outgoing messages from a variable
node are identical. To this point, a third significant difference
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Fig. 3. Projection onto the parity polytope PP3− 12 : identify active facet,
transform into canonical coordinate system, project onto probability simplex.
has been abstracted: the computational primitive of the check
update, which is the Euclidean projection onto the parity
polytope. A discussion of how to implement this projection
efficiently in hardware is the topic of the next section.
B. Parity Polytope Projection
Euclidean projection of a vector v onto the d-dimensional
parity polytope is specified by the quadratic program∏
PPd− 12
(v) = arg min
w∈PPd− 12
‖w − v‖22. (9)
Projection onto the centered (PPd− 12 ) and non-centered (PPd)
parity polytope are similar operations related as∏
PPd− 12
(v) =
∏
PPd
(
v +
1
2
)
− 1
2
.
Barman et al. began the investigation into efficient projec-
tion onto the parity polytope [11], [30]. These researchers
established a “two-slice” representation of the polytope and
exploited rotational symmetry to sort the components of v
into a canonical coordinate system for projection (and sub-
sequent de-sort). However, their algorithm is not well-suited
for hardware due to its iterative nature and complexity of the
sorting procedure. X. Zhang and Siegel [19], [31] improved
the method by removing the sort and de-sort operations
through efficient identification of the violated cut from (3).
Unfortunately, as with the first approaches, the method remains
intensively iterative. In parallel to [19], G. Zhang et al. made
the connection to projection onto the probability simplex [20]
which provides clean geometric intuition. In [21] Wasson and
Draper combined the advances of [19], [20] to create the
hardware-compatible method of projection we now describe.
First, the violated cut from (3) is identified, revealing the
active facet. The identified cut defines a similarity transform
used to reorient the problem into a canonical orientation. The
problem is thereby reduced to projection onto the (centered)
probability simplex. After projecting onto the simplex, the
similarity transform is inverted to yield the projection onto
the parity polytope. This high-level description is depicted
in Fig. 3. The algorithm described in Alg. 2 was slightly
modified in [29] from the algorithm presented in [21] to
project onto the centered parity polytope. The algorithm has a
straightforward, non-iterative, execution path whose steps can
largely be parallelized. This, combined with simple intuition,
makes Alg. 2 an excellent candidate for hardware adoption.
Alg. 2. Given a vector v ∈ Rd, calculate its Euclidean projection onto the
parity polytope. w =
∏
PPd− 12
(v) is returned from the method.
1: for i ∈ [d] do . Facet Identification
2: fi ←
{
1 if vi ≥ 0
0 otherwise
3: end for
4: if 1>f is even then
5: i∗ ← argmini∈[d] |vi|
6: fi∗ ← 1− fi∗
7: end if
8: for i ∈ [d] do . Similarity Transform
9: v˜i ← vi(−1)fi
10: end for
11: u˜←∏Sd− 12 (v˜) . Simplex Projection
12: for i ∈ [d] do . Similarity Transform
13: ui ← u˜i(−1)fi
14: end for
15: if 1>
∏
[− 12 , 12 ]
d (v˜) ≥ 1− d2 then . Membership Test
16: w ←∏
[− 12 , 12 ]
d (v)
17: else
18: w ← u
19: end if
In Alg. 2, lines 1–7 form the facet identification portion of
the projection algorithm. The objective here is to identify the
vertex cut from (3) that is violated (if one is violated). This
amounts to finding the closest odd-weight vertex of the unit
hypercube [32]. First, the closest vertex of the hypercube is
found and stored in the binary vector f . For the non-centered
case considered in Alg. 2, the actual vertex is f − 0.5. If the
Hamming weight of f is odd, then the closest vertex violates
the parity constraint (i.e., it is not a codeword of the single
parity-check code) and we have identified the violated cut. On
the other hand, if the Hamming weight of f is even, the nearest
vertex does not violate the parity constraint. The Hamming
weight computation is performed on line 4. To find the violated
cut, we perturb the f vector in one coordinate. The coordinate
to perturb corresponds to the vi that is closest to the midpoint
of the unit interval. This coordinate is identified on line 5 and
f is perturbed accordingly to make it of odd weight on line 6.
Once the possibly violated cut is known, a similarity trans-
form applied on line 8 transforms v to v˜. This aligns the
identified cut with the (centered) probability simplex. This
transformation is illustrated in Fig. 3 where v is the dot in
Fig. 3a, v˜ is the dot in Fig. 3b, and f = [1 1 1] (or f =
[0.5 0.5 0.5]). The transformed point v˜ is then projected onto
the (centered) probability simplex, as illustrated in Fig. 3c.
After projection, the similarity transform is inverted on line 13.
The similarity transform is self-inverting.
The execution path up through line 14 of Alg. 2 produces a
projection onto the boundary or “shell” of the parity polytope.
Through these steps, a point already inside the parity polytope,
instead of being left unperturbed, would be projected onto the
cut corresponding to the closest odd-weight vertex. To avoid
this, we test for parity polytope membership on line 15.
6Alg. 3. Given a vector v ∈ Rd, calculate its Euclidean projection onto the
centered probability simplex. w =
∏
Sd− 12
(v) is returned from the method.
1: ρ← descendingSort (v)
2: for i ∈ [d] do . Calculate Possible Shifts
3: ui ← 1i
(
i∑
j=1
ρj − 1
)
4: end for
5: i∗ ← max {i ∈ [d] : ρi > ui} . Choose Shift
6: for i ∈ [d] do . Perform Shift and Clip
7: wi ← max
{
vi − ui∗ − 12 ,− 12
}
8: end for
We now describe a test for parity polytope membership. If
the vector being tested is in the unit hypercube, we need only
to check the previously identified cut [32]. Line 15, originally
given in [31], tests the hypercube projection of v against the
identified cut. This is done by taking the hypercube projection
of v˜ and checking on which side of the (centered) probability
simplex it lies. If the hypercube projection of v is in the parity
polytope, then this must be the parity polytope projection of v
since the parity polytope is a subset of the hypercube. A point
already in the parity polytope will be left unperturbed.
C. Simplex Projection
We now consider the final important algorithm: Alg. 3,
projection onto the centered probability simplex. The cen-
tered probability simplex Sd − 12 is defined by subtract-
ing the all-1/2 vector from the probability simplex Sd ={
v ∈ Rd : 1>v = 1, vi ≥ 0 ∀ i ∈ [d]
}
. Projection of v ∈ Rd
onto the centered probability simplex is a quadratic program.
Additionally, projection onto the centered and non-centered
probability simplexes are related in the same manner as for
the centered and non-centered parity polytope.
Algorithm 3 presents a simplex projection method
from [33], modified to project onto the centered simplex.
Indeed, computing the projection is a rather straightforward
optimization easily solved through analyzing the Karush-
Kuhn-Tucker (KKT) conditions [29], [33]. The KKT condi-
tions tell us that the projection is obtained by shifting v along
the all-1s vector, clipping components that fall below 0, and
ensuring non-clipped components sum to 1. The shift along
the all-ones vector results from the fact that the all-1s vector
is orthogonal to the simplex, as shown in Fig. 3c. The clipped
components are the most negative components of v, therefore
the d possible shifts are computed from a sorted version of v.
A smart way to identify the best common shift is developed
in [34] and used herein. The magnitude of the common shift
is computed on lines 2-5 of Alg. 3. The shift and clip are
implemented on line 7.
IV. HARDWARE ARCHITECTURE
In this section, we build upon well-known hardware ar-
chitectures for message-passing decoders in the design of
a hardware-based ADMM-LP decoder implementation. We
modify the arithmetic kernels in the check and variable pro-
cessing nodes per the operations outlined in Alg. 1.
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Fig. 4. Partially-parallel architecture for a (3, 6)-regular QC-LDPC code.
A. Decoder
A central challenge in implementing hardware-based de-
coders is the scalability of the message-passing network. We
restrict ourselves to QC codes [35], [36] and a partially-parallel
architecture [37]. This simplifies message routing and memory
interfacing. We implement the message-passing network with
regularly-distributed on-chip FPGA block RAMs. Figure 4
presents an overview of our partially-parallel QC-LDPC de-
coder architecture for the special case of a (3, 6)-regular
QC-LPDC code. The architecture is comprised of multiple
memory types to store input LLRs, intermediate messages,
and output codewords, as well as pipelined Check Node (CN)
and Variable Node (VN) processing units that perform the
arithmetic operations of Alg. 1.
QC-LDPC codes are defined by a parity-check matrix
formed by tilings of p × p circulant matrices. Each tile of
a QC parity-check matrix can be either the all-zeros matrix
or some addition of shifted-identity matrices. The tilings
naturally divide the parity-check matrix into s = np “macro”-
columns and r = mp macro-rows. Inside a given macro-
row (column), the required message locations for a check
(variable) computation are the locations for the previous check
(variable) plus 1 modulo p. This rich class of codes is popular
in hardware implementations, appearing in standards such as
IEEE 802.11ad [27].
The first step our decoder executes is to load LLRs into
memory. We instantiate s memories, each of depth p, to store
the LLRs. Each memory is read in parallel to feed LLRs into s
pipelined VNs. The VNs also receive messages from a Check-
to-Variable (CN-to-VN) message memory, to be discussed
later. At the output of the VNs, the current variable estimates
xi are written in parallel into s estimate memories, to be read
from upon termination. Variable estimates are also written into
Variable-to-Check (VN-to-CN) message memories. There is a
VN-to-CN message memory for each shifted-identity matrix in
the specification of the parity-check matrix. These memories
are addressed using their corresponding shift number to ensure
the messages are passed to the proper CN.
Next, r pipelined CNs read their required messages in
parallel from the VN-to-CN message memory. In addition,
check states are read from check state memories, which are
instantiated in the same manner as the VN-to-CN message
memories. However, address shifting is not required since
these memories are only accessed by CNs. When a CN
computation completes, the new check states are written into
7check state memories and the messages are written into CN-
to-VN message memories. The CN-to-VN message memories
are structured in the same manner as the VN-to-CN memories,
with write operations using cyclic shift information. The
process repeats until the maximum number of iterations is
exceeded, or some early termination condition is satisfied.
We find our current implementation of the ADMM-LP
decoder to be sensitive to fixed-point quantization. Min-Sum
decoders can be implemented with 5- or 6-bit message widths
while suffering minimal degradation in error-rate performance
compared to floating-point [38]. ADMM-LP requires larger
bit-widths. We believe the higher precision is required because
the result of the projection operation that CNs perform must
be quantized. The quantization results in a loss of precision
and a corresponding deterioration of message resolution.
We now discuss the logic that underlies the choices we
made in selecting fixed-point representations. We first note
that a change in the assignment of bits between integer and
fraction parts of fixed-point LLRs amounts to a linear scaling
of the LP objective. However, any scaling of the objective in
an LP (i.e., of γ in (6)) does not change the solution of the
LP. This provides some flexibility in choosing the fixed-point
representation of the LLRs. Next, we note that each message
passed to a VN can be thought of as either trying to overcome
the channel information or as trying to reinforce it. Thus, we
allocate any extra bit-width to the integer part of a CN-to-VN
message. This provides the dynamic range required to override
channel LLRs. In contrast, extra bit-width allocated to VN-to-
CN messages should be in the fractional part. An increase in
the number of fraction bits mitigates the effect of the inexact
(due to finite precision) normalization by |Nv(i)| in the VNs.
Based on this intuition, we select fixed-point message rep-
resentations to retain as much channel information as possible.
We first consider the bit-width of LLRs and the estimate
outputs. Respectively, these correspond to the decoder’s input
and output message widths. Next, we consider how many
additional bits VN-to-CN and CN-to-VN messages will re-
ceive. VN-to-CN messages, as well as the estimates, lie in the
centered unit hypercube. Therefore, these messages receive
one sign bit and no integer bits. Next, we give LLRs one sign
bit, zero integer bits, and allocate the remainder to fraction
bits. This ensures that all channel information is visible in
the estimates and the VN-to-CN messages. Experimentation
shows that this fixed-point LLR representation provides the
best error-rate performance [29]. The CN-to-VN messages
are given one sign bit and the same number of fraction bits
as the LLRs. This is done so that the summation in the
VN computation produces an output that does not have any
constant bits for some given LLR. Finally, the check states
are given the same representation as the CN-to-VN messages
because they are computed in a similar manner.
B. Variable Node
A VN executes lines 4–6 of Alg. 1. An implementation
schematic for a VN, labeled with variables from Alg. 1, is
depicted in Fig. 5. A VN starts by summing the incoming
messages mNv(i)→i and subtracting the LLR γi. This large
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Fig. 5. Variable node compute module.
addition operation is performed using a pipelined adder tree
with dlog2 (|Nv(i)|+ 1)e adder stages with pipelining in be-
tween. The output of the adder tree is provided an additional
dlog2 (|Nv(i)|+ 1)e integer bits to prevent overflow.
To implement penalization, the VN checks to see if the
adder tree result ti is greater than, equal to, or less than 0.
Using this information, two multiplexers then choose to add
α, 0, or −α to the adder tree output. An integer bit is added
to the fixed-point representation to avoid overflow.
The next step in the VN is to normalize the penalized sum
si. Division is generally an expensive operation to perform,
but variable degrees are constant for a given code. Therefore,
division by |Nv(i)| can be performed by finding its recip-
rocal during synthesis and executing the normalization with a
multiplication. The fixed-point representation of the reciprocal
has 1 sign bit and no integer bits. Our FPGA implementation
often uses an on-FPGA Digital Signal Processing (DSP) block
to execute this multiplication. Twenty-five bits are used to
represent the reciprocal as this is the maximum width accepted
by the DSP modules on the FPGA used for our error-rate
simulations. Theoretically, this results in a large bit-width for
the normalization output, however, unused bits are trimmed
during synthesis.
This normalization is trivial for certain variable degrees.
For example, if |Nv(i)| is a power of 2, the normalization can
be implemented by bit-shifting the fixed-point representation.
Similarly, if the reciprocal of |Nv(i)| has few ones in its fixed-
point representation, soft logic can efficiently implement the
resulting multiplication. Thus, to simplify the normalization
step, a hardware-oriented code design approach can be taken
where |Nv(i)| is chosen to be a power of 2.
To form the VN output xi, the above normalization must
be projected onto the centered unit interval. Similar to the
penalization step, the VN tests whether or not the normalized
estimate is less than − 12 , greater than 12 , or between − 12 and
1
2 . Two multiplexers are used to set the variable estimate to
be − 12 , 12 , or the normalized estimate, respectively.
The final step of the VN architecture is to format the
variable estimate xi to the correct fixed-point representation.
The VN-to-CN messages generally have a smaller bit-width
than the projected estimate. Since the projected estimate is
guaranteed to be between − 12 and 12 , its fixed-point represen-
tation has 1 sign bit and no integer bits. Therefore, only excess
fraction bits need to be removed, which causes the previously
mentioned bit trimming for the normalization output. While
not indicated in Fig. 5, it is very important to round (rather
than truncate) in order to remove these fraction bits. Truncation
(i.e., always rounding down) biases decoding towards lower-
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Fig. 6. Check node compute module.
weight codewords. Rounding prevents such a bias.
From this description, one can observe that ADMM-LP
VNs are simple to implement. The most complex operation
is the adder tree, which gives ADMM-LP VNs O (|Nv(i)|)
area scaling and O (log |Nv(i)|) delay scaling. Additionally,
no information needs to be stored in the VN for use in future
iterations. The result is a pipeline-friendly module.
C. Check Node
Figure 6 presents a schematic of a CN, which executes the
operations on lines 9–12 of Alg. 1. A CN first performs length-
|Nc(j)| vector addition of the incoming message vector xNc(j)
with the check state vector λj . The VN-to-CN messages and
check states have the same bit-width, but their fixed-point
representations are different. Therefore, to perform the vector
addition, check states must be zero ext nded to have the same
number of fraction bits as the incoming messages. The length-
|Nc(j)| vector addition output vj has com onents with the
same fixed-point representation as the extended check states,
except an additional integer bit is added to prevent overflow.
The vector addition output is fed into the parity polytope
projection module. It must also be temporarily stored while
the projection takes place so it can be used to calculate CN
outputs. Implementation of the parity polytope projection, the
most resource intensive part of the CN, will be covered in the
next subsection. The replica variable vector zj is assigned the
output of the projection module. The replica variable vector
has the same bit-width as the projection input, but its fixed-
point representation has 1 sign bit and no integer bits since its
components are guaranteed to be in [− 12 , 12 ].
Following parity polytope projection, new check state values
and outgoing messages mj→Nc(j) are calculated in parallel us-
ing vector addition operations. Before the check state update,
extra fraction bits are added to the vector addition result vj .
For the outgoing message calculation, the extended vj is used
with one fewer fraction bit since the parity polytope projection
is multiplied by 2. This multiplication is accomplished by bit-
shifting the fixed-point representation of zj .
The final step to output λj and mj→Nc(j) from the CN is
to format their fixed-point representations. To discard excess
integer bits, values are saturated at the maximum or minimum
that their representations allow. Rounding is performed to
discard excess fraction bits. This avoids the aforementioned
truncation-induced codeword biases in error-rate performance.
Excluding projection onto the parity polytope, CNs are
simple to implement. The vector addition operations have
constant delay in check degree and O (|Nc(j)|) area scal-
ing. CN complexity lies in projection onto the parity
polytope. Projection gives CNs O ((log |Nc(j)|)2) delay
scaling and O (|Nc(j)| (log |Nc(j)|)2) area scaling. Stor-
age of the vj while the parity polytope projection takes
place occupies O (|Nc(j)| (log |Nc(j)|)2) area resources with
O ((log |Nc(j)|)2) pipeline stages.
Prefix
Sum
<
-1 Priority 
Encoder
d 
to 
1
-
+
-1/2
0
1
-1/2
< -1/2
v
w
1/i for i=1...d
Sort
ρ 
+
+
Projection
<< 1
-
+
-
i
             + 1
Adder Tree
+
> 0
== 0
1    0    1
1    x    0
 0
it is
1
< -1/2
> 1/2
it
0 0
0 1
1 0
ix
1/2
-1/2
< -1/2
> 1/2 
0 0
0 1
1 01/2
-1/2
0
1
-
Facet 
ID
v
Simplex 
Projection
f
< -1/2
> 1/2
0 0
0 1
1 01/2
-1/2
0
1
-
0
1
d Adder 
Tree
≥ 1 - d/2
[-½, ½] Projection 
Membership Test
w
Transform Transform
v~ u~ u
≥ 0
1
0
-v Arg Min 
Tree
XOR Tree
(d bits)
0
1
|v| 0 f
Facet ID:
Fig. 7. Parity polytope projection. Note that the (dotted) facet identification
module from the upper sub-figure is detailed in the lower sub-figure.
D. Parity Polytope Projection
Figure 7 presents a schematic of the parity polytope pro-
jection module. As specified in Alg. 2, the operation starts
with facet identification. Finding the closest unit hypercube
vertex to the input vector v is accomplished by checking the
sign bit of the fixed-point representation of v. Finding the
closest odd-weight vertex is slightly more difficult. First, a
length-d vector corresponding to the absolute values of v is
created with d multiplexers choosing between vi and −vi for
each component of v. This vector has the same fixed-point
representation as v except the sign bit can be dropped since
its components are all non-negative. This vector is fed into
a min tree that finds the minimum component and outputs a
one-hot vector indicating the index of the minimum. If the
closest vertex to v is even weight, the one-hot vector is used
to flip the bit of f corresponding to the minimum absolute
value component via a component-wise XOR. The complexity
of this operation lies in the min tree which has O (log d)
delay and O (d) area scaling. However, v must be stored for
O (log d) pipeline stages, resulting in O (d log d) area usage.
With the active facet identified in f , a similarity transform
is executed on v to align the active facet with the probability
simplex. This is accomplished with d multiplexers choosing
between vi or −vi based on the value of fi. The resulting vec-
tor v˜ uses the same fixed-point representation as v, however,
9since its components are guaranteed to be negative, the sign
bit can be dropped and added back in later when required for
computation. This operation has constant delay and linear area
scaling in the dimensionality of projection d.
At this algorithmic juncture there are three operations that
can take place in parallel: projection onto the unit hypercube,
projection onto the probability simplex, and testing parity
polytope membership. However, our implementation does not
execute these operations in parallel. Parallel execution requires
knowing the depth of each operation in order to pad properly
the lower latency operations with pipeline registers. This can
not be done without knowing code check degrees a priori.
Projection of v onto the unit hypercube is the simplest op-
eration to perform. For each component of v, two multiplexers
choose between − 12 , 12 , and vi. The fixed-point representation
is formatted to match the bit-width of the projection output
with 1 sign bit and zero integer bits. This operation has
constant delay and linear area scaling in d.
Testing parity polytope membership involves projecting v˜
onto the unit hypercube. Hypercube projection is performed
in the same manner as above. This is followed by summing
the resultant vector using a minimum-depth adder tree. In the
adder tree, extra integer bits are added to prevent overflow. By
comparing the adder tree result to a constant, we are able to
determine what the projection output should be. This decision
is stored with a single bit. Due to the adder tree, this operation
has O (d) area scaling and O (log d) delay scaling.
The implementation of simplex projection is the topic of the
next subsection. Simplex projection dominates the complexity
of parity polytope projection. It gives the parity polytope
projection O (d(log d)2) area scaling and O ((log d)2) delay
scaling. Additionally, the hypercube projection of v and the
active facet identifier f must be stored for the O ((log d)2)
pipeline stages it takes to execute the simplex projection. This
uses O (d(log d)2) area. The similarity transform is applied
again to the output of the simplex projection to invert itself.
The stored bit indicating parity polytope membership then
drives d multiplexers that choose to output the hypercube
projection of v or the transformed output of the simplex
projection module. Both of these possible outputs have fixed-
point representations with 1 sign bit and no integer bits.
E. Simplex Projection
Our algorithm for simplex projection is detailed in Alg. 3;
a schematic is depicted in Fig. 8. The components of the
vector to be projected are first sorted in descending order. To
sort in hardware, we require the set of operations executed to
be performed regardless of the input vector. Sorting networks
accomplish this. Sorting networks are composed of compare-
swap modules, each of which can be implemented with a
compare operation and two multiplexers. We implement delay-
optimal sorting networks from Knuth [39].
The next step of simplex projection is to calculate all partial
sums (termed “prefix sum”) of the sorted vector ρ. Since we
need to subtract 1 from every partial sum, we simply include
−1 as part of the prefix sum input. The prefix sum operation
can be performed with O (d) area scaling and O (log d) delay
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Fig. 8. Simplex projection.
scaling. Ladner and Fischer describe such a construction [40].
The dth sum is computed with a minimum-depth adder tree.
Other sums are calculated by reusing computations when
possible, making linear area scaling possible. Extra integer bits
are allocated to the fixed-point representation of the prefix sum
output to prevent overflow. Note that both v and ρ must be
stored during this operation, requiring O (d log d) area.
Next, the prefix sum output vector components are normal-
ized by their respective component indices. Component index
reciprocals are found during synthesis and the normalization
is performed by multiplication. As with VNs, multiplication
by a power of 2 can easily be implemented with FPGA soft
logic for some indices, while a multiplier DSP core is required
for others. This operation has constant delay and linear area
scaling in the dimension of projection.
We wish to select the normalized partial sum with the largest
index that satisfies ρi > ui as the common shift in the simplex
projection. First, a length-d binary vector is created indicating
the indices satisfying ρi > ui. A priority encoder is then used
to create a one-hot vector indicating the largest index position
satisfying ρi > ui. This is also a prefix operation, which yields
the same complexity as the prefix sum [21]. However, the
operation is on a binary vector, and not a fixed-point vector.
The resources consumed are thus much smaller. This one-hot
vector is used to s lect the corresponding component of u.
Finally, the selected component ui∗ and 12 are subtracted
from all components of v. This is accomplished with two
adders for every component of v. After this, each component
is compared to − 12 and a multiplexer chooses between the
adder results and − 12 to form the final output. The output
bit-width matches the input bit-width. The output fixed-point
representation has 1 sign bit and no integer bits since each
component is between − 12 and 12 .
V. RESULTS
In order to test the hardware viability of ADMM-LP de-
coding, we use an FPGA-in-the-loop simulation environment
that consists of a PCI-based Xilinx Virtex-5 FPGA platform
on Personal Computer (PC). The proposed architecture was
synthesized on the FPGA, along with the wrapper logic needed
for noise generation and data transfer to a software test bench.
The binary-input Additive White Gaussian Noise (AWGN)
channel is simulated using a Gaussian random number gener-
ator [41] on the FPGA. The core is a linear feedback shift
register of period 2176, fed into an approximation of the
inverse cumulative distribution function. Channel simulation
was performed on the FPGA to minimize simulation time
by eliminating the bottleneck of PC-to-FPGA data transfer.
We verified that FPGA-based channel simulation produced the
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Fig. 9. Shifts for QC parity check matrices where “−” denotes an all-zeros
matrix. Clockwise from top left: Tanner code, (3, 6) ensemble, WiGig code.
same Frame Error Rate (FER) results as CPU-based channel
simulation for low-SNR channels.
Three QC-LDPC codes are considered for error-rate simula-
tion and resource usage analysis. The first is the [155, 64, 20]
Tanner code [26], whose parity-check matrix is composed of
31× 31 cyclic matrices. The second is the [672, 546] WiGig
code [27] composed of 42 × 42 matrices. The final codes
are an ensemble of five [1002, 503] (3,6)-regular QC-LDPC
codes. The five parity-check matrices for this ensemble were
created by randomly generating shifts for 167 × 167 identity
matrices. The resulting factor graph girths were verified using
techniques from [42]. Codes with girth less than 6 were
discarded. Example shift matrices are provided in Fig. 9.
Before decoders for these codes are implemented, design
decisions regarding the fixed-point representation of messages
must be made. The first decision is the input/output bit-width
of the decoder. An input/output bit-with of 8 bits was required
to guarantee error-rate performance close to double-precision
implementations [29]. Fewer bits can be used at the cost
of deteriorating error-rate performance. However, the rate of
deterioration depends on the code. For example, we found the
WiGig code FER performance to be extremely sensitive to
decreasing bit-width. Next, the number of bits used for internal
messages needs to be decided. Recall that the main effect of
these bits is to provide CN-to-VN messages the additional
dynamic range needed to override channel information. It
was found that 2 additional bits are required to provide good
performance in higher-reliability channels [29]. Next, the bit
allocations for LLRs, CN-to-VN messages, and check states
must be determined. In our architecture, these three values
all use the same number of fraction bits. Experimentation
indicates that maximizing the number of fraction bits results
in the best error-rate performance [29]. That is, LLRs should
have no integer bits, and the CN-to-VN messages and check
states should have 2 integer bits. We use these allocations in
all our simulations.
Table I summarizes the fixed-point precision of each mes-
sage variable as determined through experimentation to obtain
FER performance close to double-precision. Message variables
are grouped by computation module and expressed as signed
fixed-point numbers in the Q format [43].
An additional parameter that affects error-rates and resource
utilization is the number of decoding iterations. Similar to BP,
ADMM-LP can be configured to terminate after a maximum
number of iterations. This can enforce latency and throughput
constraints. Experimentation found that at least 60 iterations
are required for our fixed-point configuration to achieve error-
rate performance close to its capabilities without a limit on
the maximum number of iterations [29].
TABLE I
FIXED-POINT MESSAGE CHARACTERISTICS (MSG / BIT-WIDTH / FORMAT)
Variable Node Simplex Projection
γi 8 Q0.7 v 14 Q4.9
ti 12 Q4.7 ρ 14 Q4.9
si 13 Q5.7 w 14 Q0.13
Check Node Parity Polytope Projection
xi, xNc(j) 10 Q0.9 v 13 Q3.9
mNv(i)→i,
mj→Nc(j), λj
10 Q2.7 v˜ 14 Q4.9
vj 13 Q3.9 u˜ 14 Q0.13
zj 13 Q0.12 w 13 Q0.12
A. Error-Rate Performance
The previously mentioned parameter choices affect both
error-rate performance and resource consumption. There are
two additional parameters that only affect error-rate perfor-
mance. We discuss the choice of these parameters here.
Simulated channel outputs need to be saturated at some
value in order to produce LLRs within the decoder’s input
range. We parameterize this in terms of standard deviations
of channel noise. That is, the channel output is saturated at
±(1 + aσ) where a > 0 and σ is the standard deviation
of the added Gaussian noise. Experimentation revealed our
implementation is not extremely sensitive to this parameter,
but a = 1 was found to be optimal with respect to FER [29].
Therefore, we saturate channel outputs one standard deviation
beyond the transmission values ±1. The saturated channel
outputs are then scaled such that the saturation values are
mapped to minimum and maximum LLR values. Recall that
AWGN channel outputs are proportional to LLR values, and
scaling LLRs does not change the LP decoding objective.
The final parameter configuration is to choose a suitable
penalty parameter α. The optimal penalty parameter changes
with respect to SNR where larger penalty parameters perform
better on low-SNR channels, while smaller penalty parameters
perform better on high-SNR channels. A penalty parameter of
α = 0.1 was found to give good performance across the tested
channels for all three codes [29].
Figure 10 presents the FER experimental results for the
three codes under investigation on the binary input AWGN
channel. We present results for both penalized (α = 0.1)
and unpenalized (α = 0) ADMM-LP , where the value of α
refers to its setting in Alg. 4 after the reparameterization that
eliminated µ. Double-precision Sum-Product BP and ADMM-
LP results are also plotted to form a basis for comparison.
Each point on the following plots represents an accumulation
of 100 frame errors. Double-precision simulations for ADMM-
LP and BP were performed using Liu’s implementation [44].
The BP results shown were generated with Butler and Siegel’s
non-saturating version described in [45]. The same limit of 60
iterations is used for all decoding algorithms.
1) Tanner Code: Fig. 10a presents the FER performance
of the Tanner code. A small performance gap exists between
the fixed-point and double-precision ADMM-LP implemen-
tations. At higher SNRs, all ADMM-LP implementations
outperform double-precision BP. The penalized ADMM-LP
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Fig. 10. FER performance of the Tanner, WiGig, and QC-LDPC ensemble codes.
decoder closes the gap to double-precision BP. However,
it does not perform as well as unpenalized ADMM-LP at
Eb/N0 = 5.5dB. These results support the conclusion that
unpenalized ADMM-LP is better suited to high-SNR channels.
2) WiGig Code: Fig. 10b displays the FER performance
of the WiGig code. Again, we see that in both cases, fixed-
point ADMM-LP maintains very close performance to the
double-precision implementation with 10-bit messages. How-
ever, there is a very large performance gap between BP
and ADMM-LP. This performance gap is not closed with
the addition of penalization; the opposite of what has been
observed with other codes [15]. The root cause of the weakness
of LP decoding for this code requires further investigation. We
conjecture that, in part, it may be due to the high-degrees of
the check nodes, resulting in more pseudocodewords, or due
to the variable-one variable nodes.
3) QC-LDPC Ensemble: The FER performance of the en-
semble of (3, 6)-regular QC-LDPC codes is shown in Fig. 10c.
Each curve is obtained by averaging the performance of the
same five codes from the QC-LDPC ensemble. This experi-
ment is a more powerful demonstration of the performance of
ADMM-LP, where the addition of penalization closes the large
performance gap between BP and ADMM-LP. The fixed-point
implementations of both penalized and unpenalized ADMM-
LP achieve performance very close to double-precision.
B. Resource Usage
This section examines the FPGA resource utilization for the
three decoders synthesized for the Tanner, WiGig, and QC-
LDPC ensemble codes using the fixed-point message repre-
sentations summarized in Table I. While the error-rate simula-
tions were performed on an older Xilinx Virtex-5 FPGA, the
resource utilization results presented here target a newer Altera
Stratix V FPGA (model 5SGXEA7N2F45C2). This FPGA has
234,720 Adaptive Logic Modules (ALM), 256 DSP blocks,
and 2,560 “M20K” Random Access Memory (RAM) blocks
with 52,428,800 RAM bits in total. Synthesis was performed
using Altera’s Quartus II (15.0.0) tool suite using balanced
optimization. Basic power estimation was performed using
gate-level simulations of high-noise decodings and Altera’s
power analyzer tool. Table II summarizes the FPGA utilization
and throughput results.
TABLE II
FPGA PERFORMANCE RESULTS AND RESOURCE COMPARISON
Specification Tanner WiGig Ensemble
Block Length 155 672 1002
Code Rate 2/5 13/16 1/2
QC Matrix Structure
(r rows, s columns)
r = 3
s = 5
r = 3
s = 16
r = 3
s = 6
Expansion Factor 31 42 167
FPGA Performance Results
Clock Freq. (MHz) 237 221 225
Iterations 60 60 60
Cycles Per Iter. 137 189 440
Throughput (Mb/s) 4.47 13.16 8.52
Latency Per Iter. (µs) 0.578 0.851 1.960
Total Est. Power (mW) 758 2153 863
Dynamic Power (mW) 703 1942 797
Static Power (mW) 55 211 66
Adaptive Logic Modules 12201 34715 14315
DSP Blocks 11 46 15
Memory (Bits) 16,430(40 BRAMs)
67,284
(92 BRAMs)
106,212
(47 BRAMs)
FPGA ALM Resource Utilization
Check Nodes 85% 94% 85%
Variable Nodes 5% 3% 6%
Memory 8% 2% 8%
Control Logic 2% 1% 1%
Maximum Number of Pipeline Stages
Check Node 46 54 47
Variable Node 9 9 9
FPGA Power Breakdown
Check Nodes 76% 84% 76%
Variable Nodes 7% 4% 6%
Memory 17% 12% 17%
1) Tanner Code: The implementation of the Tanner code
decoder in the partially-parallel architecture has three degree-
5 CNs and five degree-3 VNs. Each VN uses a single DSP
block to accomplish its normalization, and each CN uses two
DSP blocks to perform division by 3 and division by 5.
From Table II, we see that CNs account for the majority of
resource usage. Therefore, a further breakdown of CN resource
consumption is warranted. We now break down the ALM and
power consumption inside a CN on a sub-component basis.
Parity polytope projection accounts for 89% of ALM and 91%
of power usage inside the check node. Simplex projection
accounts for a bit over 51% and 54%, respectively. Finally,
sorting consumes 14% of ALM and power usage, and prefix
addition consumes 11% of ALM and power usage. Note that
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TABLE III
COMPARISON OF FPGA-BASED LDPC DECODER IMPLEMENTATIONS
[46] [47] [48] [49] This
2006 2007 2005 2011 Paper
Alg BP Min-Sum N/A Min-Sum
ADMM-
LP
Arch Serial FP PP PP PP
Length 980 1200 1038 1152 1002
Dsn Rate 0.696 1/2 1/2 1/2 1/2
Struct N/A PEG QC QC QC
Max Iter 100 10 18 10 60
Perf @
3dB
BER
8×10−5
FER
5×10−2 N/A
BER
1×10−5
FER
1×10−5
BER
2×10−7
Device AC-EP1C6 XV-4 XV-E XV-2 AS-V
Msg Bit
Width 6 3 4 4
LLR 8
Int. 10
Early Term No No No No No
Freq (MHz) 136 100 26 64 224
Thpt (Mb/s) 7 6000 72 50 8.52
Thpt/Iter
(Mb/s) 0.07 600 4 5 0.142
Delay /
Iter (µs) 1.40 0.02 0.80 2.30 1.96
Pwr (mW) N/A N/A 322 N/A 863
Resources 997ALMs
40613
Slices
10883
Slices
2778
Slices
14315
ALMs
Mem
(Kbits) 34 N/A
N/A:
120 BRAMs
19.5Kb:
29 BRAMs
106.2Kb:
47 BRAMs
Note that the BER presented here corresponds to that achieved by fixed
point penalized ADMM-LP at FER = 1.2×10−5 as plotted in Fig. 10c.
The acronyms used are as follows: FP = “fully parallel”, PP = “partially
parallel”, PEG = “progressive edge growth”, AE = “Altera Cyclone”, XV
= “Xilinx Virtex”, AS = “Altera Stratix”.
these figures are nested. For example, the 91% of CN power
usage attributed to parity polytope projection includes power
used in simplex projection. We believe this is due to heavy
ALM usage for intermediate storage. For example, inside a
CN, vj must be stored until projection is complete. In our
implementation, the resources used for this storage count
toward polytope projection resource consumption. Since area
utilization and power are related, it is not surprising that the
ALM and power breakdowns are quite similar.
2) WiGig Code: The WiGig code has one degree-16 CN,
one degree-15 CN, and one degree-14 CN. It has 14 degree-3
VNs, one degree-2 VN, and one degree-1 VN. The degree-
3 VNs use fewer resources than the Tanner decoder due to
increased resource sharing among the 14 degree-3 VNs.
Again, CNs account for the majority of resource usage. The
percentage of ALM usage and power consumption inside the
degree-16 CN on a sub-component basis are very similar to
the degree-5 CNs of the Tanner decoder. For the WiGig code,
the two complexity-dominating operations, sort and prefix
addition, consume a larger fraction of resources.
3) QC-LDPC Ensemble: The QC-LDPC ensemble imple-
mentation has six degree-3 VNs and three degree-6 CNs. CNs
account for the majority of resource usage, and the internal
CN resource breakdown is again almost identical to that of
the Tanner code CNs. The same trend has emerged for all
decoders, where pipeline depth and intermediate value storage
have a large impact on resource consumption.
C. Implementation Comparison
Table III compares our implementation for the QC-LDPC
ensemble with several FPGA-based LDPC decoders having
similar code rates and comparable block length.
Our ADMM-LP decoder achieves better error-correction
performance at the chosen Eb/N0 = 3dB operating point
compared to the four comparison works as ADMM-LP outper-
forms Min-Sum in this metric. On the other hand, our decoder
requires more iterations and larger bit widths, resulting in in
lower throughput and higher logic utilization.
A direct comparison of logic resources and overall area
between designs implemented on Altera and Xilinx FGPAs
is nearly impossible. The internal lookup table and D-flipflop
structure of a Xilinx Slice is not equivalent to an Altera
ALM [50], and the ALM and Slice architectures change
from one FPGA generation to another. Additionally, FPGA
synthesis and place-and-route stages are highly dependent on
the target device. Nevertheless, the logic utilization numbers of
Table III show that our partially-parallel ADMM-LP decoder
implementation has a logic resource utilization within an order
of magnitude of the partially-parallel comparison works imple-
mented on Xilinx devices. As expected, our level of resource
utilization is between the comparison implementations whose
decoders realize serial and fully-parallel architectures.
VI. DISCUSSION AND CONCLUSIONS
In this paper we demonstrate that ADMM-LP decoding
can attain excellent error-rate performance in a fixed-point
implementation. While our initial implementation requires
higher fixed-point precision and more logic resources than the
Min-Sum algorithm, this study points to numerous possible
avenues for future developments, which could bring ADMM-
LP’s resource requirements into line with those of other
message-passing decoders.
One avenue is algorithmic simplification. Just as Min-Sum
can be viewed as a computationally simple approximation of
Sum-Product BP, we can seek approximations of ADMM-LP
that preserve its the high-SNR performance. As one example,
in [29] it is observed that implementing partial-sort (rather
than full-sort) can result in a negligible increase in error rates.
A second set of directions is hardware-centric. Numerous
interesting challenges remain in the design of a hardware-
efficient implementation. For example, it is not obvious how
to implement a CN or a VN unit that can handle multiple node
degrees. We believe that this problem can be solved through
innovative hardware sharing or algorithmic generalization. As
a second example, ADMM-LP also provides an opportunity
for simplifying message-passing networks, especially when
considering a fully-parallel architecture. This is because the
same message is sent from each variable to all connected
checks. Such message broadcasting can perhaps be exploited
to reduce interconnect complexity. Finally, this study is a first
step en-route to the development of a fully custom, in-silicon,
Application Specific Integrated Circuit (ASIC). An ASIC
would allow for high-performance, power-optimized register
files and customized message-passing resources that would
yield significant performance improvements not possible in
an FPGA realization.
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Referring to Table III, we note that while our normalized
throughput per iteration is 35× lower than that of the Min-
Sum decoder of [49], our ADMM-LP decoder achieves a Bit
Error Rate (BER) nearly 100× better. This is the crux of the
matter. If one is concerned with applications where excellent
performance in the high-SNR regime is required, a regime
where algorithms such as Min-Sum or Sum-Product encounter
error-floor problems, then ADMM-LP should be an algorithm
of great interest. Our current implementation outperforms Min-
Sum with less than an order of magnitude difference in the
number of FPGA resources required. Further development, and
innovation, could turn ADMM-LP into the algorithm of choice
in such regimes of operation.
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